Running
RL
VeriRL — Verilog RTL Design Environment
🔬
Step through a Verilog agentic environment
Supreeth Rao
Supreeth
AI & ML interests
Reinforcement Learning, Large Language Models, Distributed Computing
Recent Activity
updated a model about 2 hours ago
Supreeth/verirl-rlvr-qwen3-4b-thinking updated a Space about 3 hours ago
Supreeth/verirl-env updated a model about 8 hours ago
Supreeth/verirl-sft-qwen3-4b-thinking-mergedOrganizations
None yet